

What is claimed is:

1. A semiconductor device comprising at least one defect-free epitaxial layer, wherein at
2 least a part of the device is manufactured by a method of fabrication of defect-free
3 epitaxial layers on top of a surface of a first solid state material having a first
4 thermal evaporation rate and a plurality of defects, wherein the surface comprises
5 at least one defect-free surface region, and at least one surface region in a vicinity
6 of the defects, the method comprising the steps of:
 - 7 a) depositing a cap layer comprising a second material having a second thermal
8 evaporation rate different from the first thermal evaporation rate, wherein
9 the cap layer is selectively deposited on the defect-free surface region, such
10 that at least one of the regions of the surface in the vicinity of the defects
11 remains uncovered;
 - 12 b) annealing a structure created in step a) at a temperature and duration such that at
13 least one of the surface regions in the vicinity of the defects that is
14 uncovered evaporates, while defect-free surface regions covered by the cap
15 layer remain unaffected, and at least one annealed region is formed; and
 - 16 c) depositing a third material, lattice-matched or nearly lattice matched to the first
17 solid state material, such that the third material overgrows both the cap
18 layer and annealed regions of the first solid state material forming a defect-
19 free epitaxial layer.
- 1 2. The semiconductor device of claim 1, wherein the device is selected from the group
2 consisting of:
 - 3 a) a high electron mobility transistor;
 - 4 b) a field effect transistor;
 - 5 c) a heterojunction bipolar transistor; and
 - 6 d) an integrated circuit.

1 3. The semiconductor device of claim 1, wherein the device is selected from the group
2 consisting of:

- 3 a) a diode laser;
4 b) a light-emitting diode;
5 c) a photodetector;
6 d) an optical amplifier;
7 e) a far infrared intraband detector;
8 f) an intraband far infrared emitter;
9 g) a resonant tunneling diode;
10 h) a solar cell; and
11 i) an optically bistable device.

1 4. The semiconductor device of claim 1, wherein the device is selected from the group
2 consisting of:

- 3 a) a current-injection edge-emitting laser;
4 b) a vertical cavity surface emitting laser; and
5 c) a tilted cavity laser.

1 5. The semiconductor device of claim 1, wherein the first solid state material is selected
2 from the group consisting of:

- 3 a) a defect-containing substrate; and
4 b) a defect-containing epitaxial layer.

1 6. The semiconductor device of claim 1, wherein at least one defect is a propagating
2 defect selected from the group consisting of:

- 3 a) at least one threading dislocation;
- 4 b) at least one screw dislocation;
- 5 c) at least one stacking fault;
- 6 d) at least one antiphase boundary; and
- 7 e) any combination of a) through d).

1 7. The semiconductor device of claim 1, wherein the defects comprise at least one local
2 defect which causes a propagating defect in a subsequently deposited epitaxial
3 layer.

1 8. The semiconductor device of claim 7, wherein the local defect is selected from the
2 group consisting of:

- 3 a) at least one local dislocation;
- 4 b) at least one misfit dislocation;
- 5 c) at least one local defect dipole;
- 6 d) at least one dislocation network;
- 7 e) at least one dislocation loop;
- 8 f) at least one dislocated cluster;
- 9 g) at least one impurity precipitate;
- 10 h) at least one oval defect;
- 11 i) a plurality of dirt particles on the surface; and
- 12 j) any combination of a) through i).

1 9. The semiconductor device of claim 1, wherein step (a) of the method comprises a
2 deposition process selected from the group consisting of:

- 3 a) molecular beam epitaxy deposition;
- 4 b) metal-organic chemical vapor deposition; and
- 5 c) vapor phase epitaxy deposition.

1 10. The semiconductor device of claim 1, wherein step (c) of the method comprises a
2 deposition process selected from the group consisting of:

- 3 a) molecular beam epitaxy deposition;
- 4 b) metal-organic chemical vapor deposition; and
- 5 c) vapor phase epitaxy deposition.

1 11. The semiconductor device of claim 1, wherein steps (a) and (b) of the method are
2 repeated two times to twenty times.

1 12. The semiconductor device of claim 1, wherein steps (a) through (c) of the method are
2 repeated two times to forty times.

1 13. The semiconductor device of claim 1, wherein the surface region in the vicinity of the
2 defects differs from the defect-free surface region in a strain state, such that the cap
3 layer is repelled from and does not cover the surface region in the vicinity of the
4 defects.

1 14. The semiconductor device of claim 1, wherein the surface region in the vicinity of the
2 defects differs from the defect-free surface region in a surface energy, such that the cap
3 layer is repelled from and does not cover the surface region in the vicinity of
4 the defects.

1 15. The semiconductor device of claim 1, wherein the surface region in the vicinity of the
2 defects differs from the defect-free surface region in a surface stress, such that the cap
3 layer is repelled from and does not cover the surface region in the vicinity of
4 the defects.

- 1 16. The semiconductor device of claim 1, wherein the surface region in the vicinity of the
2 defects differs from the defect-free surface region in a surface morphology, such
3 that the cap layer is repelled from and does not cover the surface region in the
4 vicinity of the defects.
- 1 17. The semiconductor device of claim 1, wherein the surface region in the vicinity of the
2 defects differs from the defect-free surface region in wetting/non-wetting
3 properties with respect to the deposition of the cap layer material, such that the cap
4 layer is repelled from and does not cover the surface region in the vicinity of the
5 defects.
- 1 18. The semiconductor device of claim 1, wherein an evaporation of the defect-containing
2 regions is enhanced by chemical etching using a flux of chemically-active
3 particles, wherein the chemically-active particles are selected from the group
4 consisting of:
 - 5 a) atoms;
 - 6 b) molecules; and
 - 7 c) ions.
- 1 19. The semiconductor device of claim 1, wherein an evaporation of the defect-containing
2 regions is enhanced by a plasma etching process.
- 1 20. The semiconductor device of claim 1, wherein an evaporation of the defect-containing
2 regions is enhanced by a wet etching process.
- 1 21. The semiconductor device of claim 1, wherein the thermal annealing in step (b) of the
2 method results in the formation of troughs at a plurality of exits of the defects in
3 the first solid state material.
- 1 22. The semiconductor device of claim 1, wherein the growth of the second epitaxial layer
2 occurs in the lateral epitaxial overgrowth mode.

1 23. The semiconductor device of claim 22, wherein step (c) of the method comprises the
2 substeps of:

- 3 a) starting growth of the third material at the surface regions covered by the cap
4 layer;
- 5 b) continuing the growth of the third material in a lateral plane resulting in
6 merging of neighboring domains of lateral epitaxial overgrowth; and
- 7 c) forming the defect-free epitaxial layer from the third material, wherein the
8 defect-free epitaxial layer is suitable for further epitaxial growth.

1 24. The semiconductor device of claim 1, wherein at least one void remains in the third
2 material.

1 25. The semiconductor device of claim 1, wherein no voids remain in the third material.

1 26. The semiconductor device of claim 1, wherein the method further comprises the step
2 of, prior to step (a), the deposition of a fourth material, lattice-matched or nearly
3 lattice-matched to the first solid state material, wherein the fourth material
4 provides a repulsion of the second material of the cap layer from defect-containing
5 surface regions.

1 27. The semiconductor device of claim 1, wherein the method further comprises the step
2 of, prior to step (a), the deposition of a fourth material, wherein the fourth material
3 is in a no-strain state lattice-mismatched to the first solid state material, wherein a
4 thickness of the fourth material is below a critical thickness required for a creation
5 of new defects, such that the fourth material forms a strained defect-free thin
6 pseudomorphic layer.

1 28. The semiconductor device of claim 27, wherein the pseudomorphic layer provides a
2 repulsion of the second material of the cap layer from defect-containing surface
3 regions.

1 29. A semiconductor device comprising at least one defect-free epitaxial layer, wherein at
2 least a part of the device is manufactured by a method of fabrication of defect-free

3 epitaxial layers on a surface of a defect-containing first epitaxial layer, the method
4 comprising the steps of:

- 5 a) depositing the first epitaxial layer having a first thermal evaporation rate,
6 wherein the first epitaxial layer is lattice-mismatched to a substrate,
7 wherein a thickness of the first epitaxial layer exceeds a critical thickness
8 required for a formation of defects, such that a plurality of defects are
9 formed in the first epitaxial layer, wherein the surface of the first epitaxial
10 layer comprises at least one defect-free surface region, and at least one
11 surface region in a vicinity of the defects;
- 12 b) depositing a cap layer of a second material having a second thermal evaporation
13 rate different from the first thermal evaporation rate, such that the cap layer
14 is selectively deposited on the defect-free surface regions, and at least one
15 of the surface regions in the vicinity of the defects remains uncovered;
- 16 c) annealing a structure formed in step b) at a temperature and duration such that at
17 least one of the surface regions in the vicinity of the defects that is
18 uncovered evaporates, while defect-free surface regions covered by the cap
19 layer remain unaffected, and at least one annealed region is formed; and
- 20 d) depositing a third material, lattice-matched or nearly lattice matched to the first
21 epitaxial layer, such that the third material overgrows both the cap layer
22 and annealed regions of the first epitaxial layer, forming a defect-free
23 epitaxial layer suitable as a template for further epitaxial growth.

1 30. A high electron mobility transistor comprising:

- 2 a) a substrate selected from the group consisting of a Si substrate and a GaAs
3 substrate;
- 4 b) a plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{As}$ layer grown on top of the substrate; and
- 5 c) a defect-free $\text{Ga}_{1-y}\text{In}_y\text{As}$ layer grown on top of the plastically relaxed layer.

1 31. A high electron mobility transistor comprising:

- a) a substrate selected from the group consisting of a Si substrate and a GaAs substrate;
 - b) a plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{As}$ layer grown on top of the substrate; and
 - c) a defect-free $\text{Ga}_{1-y-z}\text{In}_y\text{Al}_z\text{As}$ layer grown on top of the plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{As}$ layer.

32. A high electron mobility transistor comprising:

- a) a substrate selected from the group consisting of a Si substrate with a surface orientation (111), a SiC substrate, and a sapphire substrate;
 - b) a plastically relaxed GaN layer grown on top of the substrate; and
 - c) a defect-free GaN layer grown on top of the plastically relaxed GaN layer.

33. A high electron mobility transistor comprising:

- a) a substrate selected from the group consisting of a Si substrate with a surface orientation (111), a SiC substrate, and a sapphire substrate;
 - b) a plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{N}$ layer grown on top of the substrate; and
 - c) a defect-free $\text{Ga}_{1-y}\text{In}_y\text{N}$ layer grown on top of the plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{N}$ layer.

34. An integrated circuit comprising:

- a) a Si substrate;
 - b) a plastically relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer grown on top of the Si substrate;
 - c) a defect-free $\text{Si}_{1-y}\text{Ge}_y$ layer grown on top of the plastically relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer; and

6 d) a thin pseudomorphically strained Si layer grown on top of the defect-free $\text{Si}_{1-y}\text{Ge}_y$ layer.

1 35. A tilted cavity laser grown on an GaAs substrate, wherein an n-part of a cavity
2 comprises:

3 a) an epitaxial layer comprising a material selected from the group consisting of
4 GaAs and $\text{Ga}_{1-z}\text{Al}_z\text{As}$;

5 b) a plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{As}$ layer grown on top of the epitaxial layer; and

6 c) a defect-free $\text{Ga}_{1-y}\text{In}_y\text{As}$ layer grown on top of the plastically relaxed $\text{Ga}_{1-x}\text{In}_x\text{As}$ layer.

1 36. The tilted cavity laser of claim 117, wherein the laser generates laser light in the
2 wavelength region of 1.4 through 1.8 micrometers.

1 37. A GaN-based vertical cavity surface emitting laser comprising a cavity, wherein at
2 least a part of the cavity is made by a method comprising the steps of:

3 a) depositing a first epitaxial layer having a first thermal evaporation rate on a
4 substrate, wherein the first epitaxial layer is lattice-mismatched to the
5 substrate, wherein a thickness of the first epitaxial layer exceeds a critical
6 thickness required for a formation of defects, such that a plurality of defects
7 are formed in the first epitaxial layer, such that a surface of said first
8 epitaxial layer comprises at least one defect-free surface region, and at least
9 one surface region in a vicinity of the defects;

10 b) depositing a cap layer of a second material having a second thermal evaporation
11 rate different from the first thermal evaporation rate, such that the cap layer
12 is selectively deposited on the defect-free surface regions, and at least one
13 of the surface regions in the vicinity of the defects remains uncovered;

14 c) annealing a structure formed in step b) at a temperature and duration such that at
15 least one of the surface regions in the vicinity of the defects that is

16 uncovered evaporates, while defect-free surface regions covered by the cap
17 layer remain unaffected, and at least one annealed region is formed; and

18 d) depositing a third material, lattice-matched or nearly lattice matched to the first
19 epitaxial layer, such that the third material overgrows both the cap layer
20 and annealed regions of the first epitaxial layer, forming a defect-free
21 epitaxial layer suitable as a template for further epitaxial growth.

1 38. The GaN-based vertical cavity surface emitting laser of claim 37, wherein the laser
2 generates laser light in a wavelength region from 100 nanometers to 600
3 nanometers.

1 39. A GaN-based edge-emitting laser comprising a waveguide, wherein at least a part of
2 the waveguide is made by a method comprising the steps of:

3 a) depositing a first epitaxial layer having a first thermal evaporation rate on a
4 substrate, wherein the first epitaxial layer is lattice-mismatched to the
5 substrate, wherein a thickness of the first epitaxial layer exceeds a critical
6 thickness required for a formation of defects, such that a plurality of defects
7 are formed in the first epitaxial layer, such that a surface of said first
8 epitaxial layer comprises at least one defect-free surface region, and at least
9 one surface region in a vicinity of the defects;

10 b) depositing a cap layer of a second material having a second thermal evaporation
11 rate different from the first thermal evaporation rate, such that the cap layer
12 is selectively deposited on the defect-free surface regions, and at least one
13 of the surface regions in the vicinity of the defects remains uncovered;

14 c) annealing a structure formed in step b) at a temperature and duration such that at
15 least one of the surface regions in the vicinity of the defects that is
16 uncovered evaporates, while defect-free surface regions covered by the cap
17 layer remain unaffected, and at least one annealed region is formed; and

18 d) depositing a third material, lattice-matched or nearly lattice matched to the first
19 epitaxial layer, such that the third material overgrows both the cap layer

20 and annealed regions of the first epitaxial layer, forming a defect-free
21 epitaxial layer suitable as a template for further epitaxial growth.

1 40. The GaN-based edge-emitting laser of claim 39, wherein the laser generates laser light
2 in a wavelength region from 100 nanometers to 600 nanometers.

1 41. A GaN-based tilted cavity laser comprising a cavity, wherein at least a part of the
2 cavity is made by a method comprising the steps of:

3 a) depositing a first epitaxial layer having a first thermal evaporation rate on a
4 substrate, wherein the first epitaxial layer is lattice-mismatched to the
5 substrate, wherein a thickness of the first epitaxial layer exceeds a critical
6 thickness required for a formation of defects, such that a plurality of defects
7 are formed in the first epitaxial layer, such that a surface of said first
8 epitaxial layer comprises at least one defect-free surface region, and at least
9 one surface region in a vicinity of the defects;

10 b) depositing a cap layer of a second material having a second thermal evaporation
11 rate different from the first thermal evaporation rate, such that the cap layer
12 is selectively deposited on the defect-free surface regions, and at least one
13 of the surface regions in the vicinity of the defects remains uncovered;

14 c) annealing a structure formed in step b) at a temperature and duration such that at
15 least one of the surface regions in the vicinity of the defects that is
16 uncovered evaporates, while defect-free surface regions covered by the cap
17 layer remain unaffected, and at least one annealed region is formed; and

18 d) depositing a third material, lattice-matched or nearly lattice matched to the first
19 epitaxial layer, such that the third material overgrows both the cap layer
20 and annealed regions of the first epitaxial layer, forming a defect-free
21 epitaxial layer suitable as a template for further epitaxial growth.

1 42. The GaN-based tilted cavity laser of claim 41, wherein the laser generates laser light in
2 the wavelength region from 100 nanometers to 600 nanometers.